搜索资源列表
EE-340_rev1
- SPI Bus protocol. Describes the protocol briefly with examples
spi_top_as3693
- LED 驱动器AS3693的控制器代码。适合做LED控制的人-spi interface for led driver as3693
spi_slave
- Simple SPI slave with MOSI MISO SCLK SS signals
LPC2DDR2
- Module Function Descr iption: This module allows a SPI ROM to be used in a LX/CS5536 system. Details are below: 1.Provide a memory window to the SPI EPROM at FFF80000h-FFFFFFFFh (512KB). 2.Provide an interface to the SPI bus to allow the
spi_eeprom_conf
- 实现spi接口的传输，并多外接EEPROM读写数据-Spi interface to achieve the transfer, and multiple external EEPROM read and write data
Nios_II_SPI
- 本源码为Nios II的开发示例,主要演示Nios II的SPI总线设计。开发环境QuartusII。 本示例十分经典，对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II design of the SPI bus. Development environment QuartusII. This example is
pico_code
- pico blaze VHDL code for write to micro SD flash with spi protocol
ADC_AMP
- VHDL code for ADC on Spartan 3E starter kit
adc_spi
- dsp通过SPI接口数据采集 sigma-delta ADC采集程序-dsp through the SPI interface, data acquisition sigma-delta ADC acquisition program
FPGA_SPI_controller
- 基于FPGA的SPI协议控制器的设计，主要针对主控制器的设计，采用VHDL语言编写的。-The SPI protocol controller based on FPGA design, mainly for the design of the main controller, using VHDL language.
spi
- 基于CPLD的用SPI控制pwm的源码，用VHDL编写，已经测试，可以直接使用
vspi
- 一个用vhdl语言写的spi接口实例，经过altera的fpga测试可以使用。-Written in a language with vhdl spi interface to an instance, after the fpga altera test can be used.
ADController
- For Analog Device 7808/18/28 SPI Controller
SPI
- 利用VHDL实现spi，IPcode 的 spi-Using VHDL implementation spi, IPcode the spi
Verilog000
- FPGA的学习，熟悉QuartusII软件的各种功能，各种逻辑算法设计，接口模块(RS232,LCD,VGA,SPI,I2c等)的设计，时序分析，硬件优化等，自己开始设计简单的FPGA板子。 ③、NiosII的学习，熟悉NiosII的开发流程，熟悉开发软件(SOPC,NiosII IDE),了解NiosII的基本结构，设计NiosII开发板，编写NiosII C语言程序，调试板子各模块功能。-Verilog语言的学习，熟悉Verilog语言的各种语法。 ②、FPGA的学习，熟悉
SPI_verilog_vhdl
- spi接口的VHDL和Verilog-HDL源码-VHDL and Verilog-HDL code for spi
FPGA_SPI.ZIP
- 实现了FPGA以SPI协议传送和接受16位数据。传送过程无需Nios核干预-SPI protocol to achieve the FPGA to send and receive a 16-bit data. Nios nuclear transfer process without intervention
VHD_Veri_spi
- 一个强大的符合SPI规范的VHDL/Verilog源码文件，传输模式和时钟相位均可以指定，采用同步时钟设计，可以工作在很高的频率下。支持主机及从机模式，强烈推荐使用！-A strong line with SPI standard VHDL/Verilog source files, transfer mode, and clock phase are to specify, using synchronous clock design can work in very high frequen
SPI
- SPI总线通信模块，经测试验证通过的源码-SPI vhdl source code
Exp6_SPI_AD_DA
- 用VHDL在SOPC试验箱中实现DA_AD转换，用ＶＨＤＬ硬件描述语言实现处理器CPU-With VHDL SOPC test box in DA_AD realization, with VHDL language processor CPU hardware descr iption